BACHELOR OF COMPUTER APPLICATION SECOND SEMESTER COMPUTER ORGANIZATION & ARCHITECTURE

BCA - 202						
(Use Separate Answer Scripts for Objective & Descriptive) Duration: 3 hrs. Full Marks: 70						
Ti	Time : 20 min. (<u>PART-A: Objective</u>) Marks : 20					
0	thoose the correct answer from t	he following:	1X20=20			
1.	Number of address bus configured in 8086 r	nicroprocessor is				
	a. 8	b. 10				
	c. 32	d. 16				
2.	Hit ratio is a term used to measure	b of memory				
	a. Performance	Capacity				
	c. Speed	d. Hits				
3.	The VLIW architecture follows appro-					
	a. SISD	b. MIMD				
	c. MISD	d. SIMD				
4.	Number of instructions generally available in		-			
	a. 50 c. 150	b. 100 d. 200				
5.	are the different type/s of generati					
٥.	a. Hardwired	b. Micro-instruction				
	c. Micro-programmed	d. Both Micro-programme	d and			
		Hardwired				
6.	Which of the following is the correct full form					
	a. Complex Instruction Sequential Compilation	 b. Complete Instruction Se Compilation 	quential			
	c. Computer Integrated Sequential	d. Complex Instruction Set	Computer			
	Compiler		P			
7.	The difference in the address and data conne	ection between DRAM's and	SDRAM's is			
	a. The requirement of more address lines	b. The usage of a buffer in	SDPAM's			
	in SDRAM's	b. The usage of a buffer in	SDRAW S			
	c. The usage of more number of pins in	d. None of the mentioned				
	SDRAM's					
8.	The controller multiplexes the addresses after getting the signal.					
	a. INTR c. RESET	b. ACK d. Request				
	C. KEOLI	u. Request				

9. The drawback of building a large memory wa. The Slow speed of operationc. The inefficient memory organisation	b. The large cost factor d. All of the mentioned
10. The bit used to signify that the cache locationa. Flag bitc. Update bit	n is updated is b. Reference bit d. Dirty bit
11. The number successful accesses to memory s a. Access rate c. Hit rate	stated as a fraction is called as b. Success rate d. Miss rate
A source program is usually in a. Assembly language c. High-level language	b. Machine level language d. Natural language
13. The ALU makes use of to store the i a. Accumulators c. Heap	ntermediate results. b. Registers d. Stack
14. The I/O interface required to connect the I/O a. Address decoder and registersc. Address decoder, registers and Control circuits	b. Control circuits
15. The time delay between two successive initia a. Memory access time c. Memory cycle time	ations of memory operation b. Memory search time d. Instruction delay
16. The decoded instruction is stored in a. IR c. Registers	b. PC d. MDR
17. Which of the following Signal interrupt has a. TRAP c. INTR 7.5	highest priority? b. NMI d. INTR 6.5
18. To extend the connectivity of the processor a. PCI bus c. Controllers	bus we use b. SCSI bus d. Multiple bus
19. Number of pins available in microprocessora. 56 pinsc. 20 pins	8085 is b. 40 pins d. 32 pins
20. A data transfer technique used by DMA suc at time is called	
a. Cycle stealing c. Burst transfer	b. Serial transfer d. Sequence transfer

$\left(\underline{\text{PART-B}: Descriptive}\right)$

Time: 2 hrs. 40 min. Marks: 50

[Answer question no.1 & any four (4) from the rest]

1.	Explain the three data transfer modes available in basic computer.	10
2.	a. Define the term superscalar processor. What are the limitations of superscalar processor?	5+5=10
	b. Draw the block diagram of flag register of a basic computer.	
3.	a. With a suitable diagram explain the register organization of a basic computer.	5+5=10
	b. Elaborate the controversy between RISC vs CISC.	
4.	a. Design a full adder circuit.	5+5=10
	b. Draw the flowchart of integer multiplication technique in computer	
5.	Explain the roles of operating system in computer. Why secondary memory is used in computer?	5+5=10
6.	a. What do you understand by 'PSW'? Give the organization of PSW.	5+5=10
	b. Define, SEL A, SEL B, SEL D, OPR in control unit design.	
7.	a. What is microinstruction? Explain the process sequence of microinstruction execution.	5+5=10
	b. Explain the term Parallel processing? Define pipeline.	
8.	Write short notes on a. IOP	5+5=10

== *** ==

b. DMA